GHDL is an open-source project that provides a complete VHDL simulator supporting every major revision of the IEEE standard from VHDL-87 to VHDL-2019. Developed and maintained by a community of hardware engineers and EDA researchers, the toolchain compiles VHDL code directly to machine code through LLVM, GCC, or a built-in JIT, delivering simulation speeds once reserved for expensive commercial tools. Typical use cases span RTL verification for FPGA and ASIC projects, regression testing of IP cores, continuous-integration pipelines that validate designs on every commit, and academic instruction where students learn hardware description without licensing barriers. The simulator integrates with waveform viewers, synthesis flows, and formal tools through standard formats like VCD, FST, and GHW, while also offering a foreign-language interface that lets testbenches call C, Python, or Ada routines for complex stimulus generation. Because it is command-line driven and fully scriptable, GHDL slots easily into Makefiles, Docker containers, and GitHub Actions, enabling teams to run thousands of test cases overnight and catch bugs before they reach silicon. The publisher’s single-product catalog is available free of charge on get.nero.com, where downloads are delivered through trusted Windows package sources such as winget, always install the latest upstream build, and can be pulled in bulk alongside other development utilities.

GHDL

VHDL 2019/2008/93/87 simulator

Details